Test Pattern Generation for Signal Integrity Faults on Long Interconnects
نویسندگان
چکیده
In this paper, we present a test pattern generation algorithm aiming at signal integrity faults on long interconnects. This is achieved by considering the effect of inputs and parasitic RLC elements of the interconnect. To enhance the performance of test generation process, model order reduction methodology is employed. This strategy significantly improves the simulation time with slight loss of accuracy.
منابع مشابه
MDSI: Signal Integrity Interconnect Fault Modeling and Testing for SoCs
Unacceptable loss of signal integrity may cause permanent or intermittent harm to the functionality and performance of SoCs. In this paper, we present an abstract model and a new test pattern generation method of signal integrity problems on interconnects. This approach is achieved by considering the effects for testing inputs and parasitic RLC elements of interconnects. We also develop a frame...
متن کاملTest Pattern Generation for Crosstalk Faults in DSM Chips using Modified PODEM
Continuous increase of operating frequencies and reduction of process geometries and thereby, increase of device density in DSM chips give rise to Signal Integrity problems. Owing to higher aspect ratios of interconnects, nowadays, the coupling noise between adjacent interconnects has become major SI issue giving rise to crosstalk failures. Due to process variations and manufacturing defects, i...
متن کاملSignal Integrity: Fault Modeling and Testing in High-Speed SoCs
As we approach 100nm technology the interconnect issues are becoming one of the main concerns in the testing of gigahertz system-onchips. Voltage distortion (noise) and delay violations (skew) contribute to the signal integrity loss and ultimately functional error, performance degradation and reliability problems. In this paper, we first define a model for integrity faults on the high-speed int...
متن کاملMultiple Transition Model and Enhanced Boundary Scan Architecture to Test Interconnects for Signal Integrity
As the technology is shrinking toward 50 nm and the working frequency is going into multi gigahertz range, the effect of interconnects on functionality and performance of system-on-chips is becoming dominant. More specifically, distortion (integrity loss) of signals traveling on high-speed interconnects can no longer be ignored. In this paper, we propose a new fault model, called multiple trans...
متن کاملXSIM: An Efficient Crosstalk Simulator for Analysis and Modelling of Signal Integrity Faults
The paper presents an efficient crosstalk simulator tool “XSIM” and it’s methodology developed by the signal integrity fault modeling and test research group of ITEM, University of Bremen, for analysis and modeling of signal integrity faults in deep sub-micron (DSM) chip. The tool can be used for analyzing the crosstalk coupling behavior in both defective and defect-free parallel interconnects....
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2002